![]() |
RA Flexible Software Package Documentation
Release v6.0.0
|
|
Configuration | Options | Default | Description |
---|---|---|---|
Security | |||
Security > Exceptions | |||
Exception Response |
| Non-Maskable Interrupt | Configure the result of a TrustZone Filter exception. This exception is generated when a the TrustZone Filter detects access to a protected region. This setting is only valid when building projects with TrustZone. |
BusFault, HardFault, and NMI Target |
| Secure State | Value for SCB->AIRCR register bit BFHFNMINS. Defines whether BusFault and NMI exceptions are Non-secure, and whether exceptions target the Non-secure HardFault exception. This setting is only valid when building projects with TrustZone. |
Prioritize Secure Exceptions |
| Disabled | Value for SCB->AIRCR register bit PRIS. When enabled, all Non-secure interrupt priorities are automatically demoted by right shifting their priority by one then setting the most significant bit. As there is effectively one less bit care must be taken to ensure the prioritization of non-secure interrupts is correct. This setting is only valid when building projects with TrustZone. |
Security > SRAM Accessibility | |||
SRAM Protection |
| Both Secure and Non-Secure State | Defines whether SRAMPRCR is write accessible for the Non-secure application. This setting is only valid when building projects with TrustZone. |
SRAM ECC |
| Both Secure and Non-Secure State | Defines whether SRAM ECC registers are write accessible for the Non-secure application. This setting is only valid when building projects with TrustZone. |
Standby RAM |
| config.bsp.fsp.tz.stbramsar.both | Defines whether Standby RAM registers are accessible for the Non-secure application. This setting is only valid when building projects with TrustZone. |
Security > BUS Accessibility | |||
Bus Security Attribution Register A |
| Both Secure and Non-Secure State | Defines whether the Slave Bus Control Registers (BUSSCNT<slave>) are write accessible for the Non-secure application. This setting is only valid when building projects with TrustZone. |
Bus Security Attribution Register B |
| Both Secure and Non-Secure State | Defines whether the Bus and DMAC/DTC Error Clear Registers are write accessible for the Non-secure application. This setting is only valid when building projects with TrustZone. |
System Reset Request Accessibility |
| Secure State | Value for SCB->AIRCR register bit SYSRESETREQS. Defines whether the SYSRESETREQ bit is functional for Non-secure use. This setting is only valid when building projects with TrustZone. |
Cache Accessibility |
| Both Secure and Non-Secure State | Defines whether the Cache registers are write accessible for the Non-secure application. This setting is only valid when building projects with TrustZone. |
System Reset Status Accessibility |
| Both Secure and Non-Secure State | Defines whether the reset status registers (RSTSRn) can be cleared from the Non-secure application. This setting is only valid when building projects with TrustZone. |
Uninitialized Non-Secure Application Fallback |
| Enable Uninitialized Non-Secure Application Fallback | If enabled, the secure application checks if the non-secure application has been programmed in non-secure flash before branching. If the non-secure application has not been programmed, then the secure application branches to an infinite loop in non-secure RAM. This prevents an issue where the debugger may not connect if the MCU is configured in the NSECSD lifecycle state. |
Enable inline BSP IRQ functions |
| Enabled | Using static inline functions will slightly increase code size, but will slightly decrease cycles taken in ISRs in return. |
Startup C-Cache Line Size |
| 32 Bytes | Set the C-Cache line size configured during startup. |
TFU Mathlib |
| Enabled | If enabled, trigonometric library functions sinf, cosf, atan2f, and hypotf are replaced with hardware accelerated TFU functions. Disable this if reentrant access to these functions is required. |
Main Oscillator Wait Time |
| 8163 cycles | Number of cycles to wait for the main oscillator clock to stabilize. |
Macros | |
#define | BSP_ELC_PERIPHERAL_MASK |
Enumerations | |
enum | elc_event_t |
enum | elc_peripheral_t |
#define BSP_ELC_PERIPHERAL_MASK |
Positions of event link set registers (ELSRs) available on this MCU
enum elc_event_t |
Sources of event signals to be linked to other peripherals or the CPU
enum elc_peripheral_t |
Possible peripherals to be linked to event signals